955彩票

En

Wafer Level Packages
Wafer Level Packages

Today’s consumers are looking for powerful, multi-functional electronic devices with unprecedented performance and speed, yet small, then and low cost.  This creates complex technology and manufacturing challenges for semiconductor companies as they look for new ways to achieve greater performance and functionality in a small, then, low cost device.  JCET is an industry leader in providing a comprehensive platform of wafer level technology solutions including Fan-in Wafer Level Packaging (FIWLP), Fan-out Wafer Level Packaging (FOWLP), Integrated Passive Devices (IPD), and Through Silicon Via (TSV).

JCET offers wafer level technologies for the following package options:

  • ?

    eWLB

    embedded Wafer Level BGA

  • ?

    eWLCSP

    encapsulated WLCSP

  • ?

    WLCSP

    Wafer Level CSP

  • ?

    IPD

    Integrated Passive Devices

  • ?

    TSV

    Through Silicon Via

  • ?

    RFID

    Radio Frequency Identification

  • ?

    ECP

    Encapsulation Chip Package

Breakthrough FlexLineTM Manufacturing Approach

Our innovative approach to wafer level manufacturing, known as the FlexLineTM method, provides customers freedom from wafer diameter constraints, while enabling supply chain simplification and significant cost reductions that are not possible with a conventional manufacturing flow.  This FlexLine manufacturing method is a significant paradigm shift from conventional wafer level manufacturing, and delivers an unmatched level of flexibility and cost savings for both Fan-In and Fan-Out wafer level packaging.


The FlexLine approach provides freedom from wafer diameter constraints while enabling supply chain simplification and significant cost reductions not possible with conventional wafer level manufacturing.

Versatile Technology Platform for 2.5D and 3D Integration

The FlexLine approach provides freedom from wafer diameter constraints while enabling supply chain simplification and significant cost reductions not possible with conventional wafer level manufacturing.

? Higher performance
? Higher bandwidth
? Higher frequencies
? Thinner package profiles

Additional Resources

eWLB (FOWLP) datasheet
eWLCSP (FIWLP) datasheet
? WLCSP (FIWLP) datasheet
IPD datasheet
TSV fact sheet

联系我们 |  客户查询 |  法律声明

联系我们 客户查询 法律声明

版权所有@江苏长电科技股份有限公司 保留一切权利 苏ICP备05082751号32028102000607

版权所有@江苏长电科技股份有限公司
保留一切权利
苏ICP备05082751号 32028102000607
        1. <center id="174cu"></center><th id="174cu"><option id="174cu"></option></th>
          <code id="174cu"></code>
          1. <code id="174cu"></code>

            1. <del id="174cu"><small id="174cu"></small></del>

                955彩票